blob: 4a329b639291c39c3b323de40f576eb84d7822b7 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
/*
Various functions and data structures required by the KE kernel
*/
#include "mm_task.h"
const struct ke_state_handler mm_default_handler = {0};
const struct ke_state_handler mm_state_handler[MM_STATE_MAX] = {{0}};
ke_state_t mm_state[MM_IDX_MAX] = {0};
#include "scan_task.h"
const struct ke_state_handler scan_default_handler = {0};
ke_state_t scan_state[SCAN_IDX_MAX] = {0};
#include "scanu_task.h"
const struct ke_state_handler scanu_state_handler[SCANU_STATE_MAX] = {{0}};
const struct ke_state_handler scanu_default_handler = {0};
ke_state_t scanu_state[SCANU_IDX_MAX] = {0};
#include "me_task.h"
const struct ke_state_handler me_state_handler[ME_STATE_MAX] = {{0}};
const struct ke_state_handler me_default_handler = {0};
ke_state_t me_state[ME_IDX_MAX] = {0};
#include "sm_task.h"
const struct ke_state_handler sm_default_handler = {0};
ke_state_t sm_state[SM_IDX_MAX] = {0};
#include "apm_task.h"
const struct ke_state_handler apm_default_handler = {0};
ke_state_t apm_state[APM_IDX_MAX] = {0};
#include "bam_task.h"
const struct ke_state_handler bam_default_handler = {0};
ke_state_t bam_state[BAM_IDX_MAX] = {0};
//from txl_cntrl.h
void txl_payload_handle(int access_category) {
};
//from txl_cfm.h
void txl_cfm_evt(int dummy) {
};
//from mm.h
void mm_tbtt_evt(int dummy){
};
void mm_hw_idle_evt(int dummy){
};
//from mm_timer.h
void mm_timer_schedule(int dummy){
};
#include "rwnx.h"
RW_CONNECTOR_T g_rwnx_connector;
void rwnxl_reset_evt(int dummy){
};
//from reg_mac_pl.h
void rwnxl_set_nxmac_timer_value_set_bit(uint32_t bit){
};
void rwnxl_set_nxmac_timer_value_clear_bit(uint32_t bit){
};
//from rxu_cntrl.h
void rxu_cntrl_evt(int dummy){
};
//from txl_frame.h
void txl_frame_evt(int dummy){
};
//from hal_dma.h
void hal_dma_evt(int dma_queue){
};
|
